Design of High-speed Dynamic Packet Filtering Firewall for IPv6 based on FPGA

AUTHOR(S):

Bing Li, Pengcheng Cai, Xin Guo, Longfei Zhang

TITLE

Design of High-speed Dynamic Packet Filtering Firewall for IPv6 based on FPGA

ABSTRACT

Network security issues are becoming increasingly acute. A computer network exposed to the Internet without any security protection is at great risk. This paper proposes the packet filtering firewalls system based on FPGA. This system connects the high-speed firewall filtering module and the CPU (OR1200). The Internet Protocol Version 6 (IPv6) network data package is sent to test successfully by the PC client. Experimental results show that the system process the whole IPv6 data packet with 920ns and the complete design uses a small portion of the Altera StratixII/ EP2S60F672C5 FPGA, 25% of the logic blocks and 11% of the memory blocks. So the system not only has ideal functionality but greatly improves the data transmission speed

KEYWORDS

network security; IPv6; high-speed data package filtering; FPGA

REFERENCES

[1] Yingxu Lai, Guangzhi Jiang, Jian Li, Zhen Yang. Design and implementation of distributed firewall system for IPv6 [C]. The International Conference on Communication Software and Networks,2009. [1] Yingxu Lai, Guangzhi Jiang, Jian Li, Zhen Yang. Design and implementation of distributed firewall system for IPv6 [C]. The International Conference on Communication Software and Networks,2009.

[2] Gouri Shankar Prajapati, Nilay Khare, A framework of a internet firewall for IPv6 using FPGA [J]. The International Journal of Computer Applications(0975 - 8887) Volume 50-No.21, July 2012.

[3] http://www.opencores.org

[4] Raouf Ajami, Anh Dinh, Embedded Network Firewall on FPGA [C], The Eighth Internation Conference on Information Technology: New Generations IEEE 2011.

[5] Arief Wicaksana, Arif Sasongko, Fast and reconfigurable packet classification engine in FPGA-based firewall [C], The International Conference on Electrical Engineering and Informatics, Bandung, Indonesia,17-19 July 2011.

[6] J. Brelet. Using Block RAM for High Performance Read/Write CAMs. XilinxCorporation, xapp204 v1.2 edition, May 2000.

[7] Raouf Ajami, Anh Dinh, Design a hardware network firewall on FPGA [J], IEEE CCECE 2011-000674

Cite this paper

Bing Li, Pengcheng Cai, Xin Guo, Longfei Zhang . (2017) Design of High-speed Dynamic Packet Filtering Firewall for IPv6 based on FPGA. International Journal of Mathematical and Computational Methods, 2, 120-126