A Signal Identification Model for MIMO Design

Abstract: This paper presents the design of MIMO signal detector based on LTE-A downlink. The detector use multiple input multiple output (MIMO) modes like Spatial multiplexing (SM), Spatial Diversity (SD) and Space Division Multiple Access (SDMA). Area efficiency is achieved by Near Maximum detection algorithms. The goal of the project is to develop a parallel multistage VLSI architecture to achieve area efficiency and high detection throughput. The MIMO modes are implemented in the pre processing stage of MIMO detector architecture. The parallel multistage VLSI architecture is used to achieve high detection throughput where multiple nodes are processed simultaneously in each layer. The Euclidean distance Calculation and interference cancellation scheme reduces the critical path delay of the system. The detector design uses 2×2 antenna, 64 QAM modulations with three MIMO modes.